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Abstract
Enhanced vision system attached to any industrial robot undoubtedly increases its ac-
curacy and precision. Today, vision in industrial robots is facilitated almost exclusively
via external or fixed cameras which may cause rather inconvenience due to obstacles in
the line of sight. In this master thesis project, an Embedded Vision System is designed
and developed to stream live video of a robot‘s focus point while being attached to its
arm/actuator. Within the scope of this work, a working prototype has been achieved
which is capable of producing live video stream on 640 X 480 resolution with a frame
rate slightly above 9 FPS, having 256 colors for each pixel, displayable on a regular
LCD display monitor. The system has been realized in a Spartan 6 platform and an
Aptina image sensor has been used to acquire pixel information. I2C interfacing has
been used to program the image sensor, data transfers have been facilitated by DMA
cores, an off-chip DDR2 memory has been used for frame buffer and HDMI has been
used as video out. Feasibility of adding Ethernet transmission capability has also been
investigated.
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Abbreviations
FPGA = Field Programmable Gate Array
ASIC = Application Specific Integrated Circuit
HDMI = High-Definition Media Interface
VGA = Video Graphics Array
FPS = Frame per Second
DMA = Direct Memory Access
EDK = Embedded Design Kit
ISE = Integrate Software Environment
XST = Xilinx Synthesis Technology
XPS = Xilinx Platform Studio
OS = Operating System
LED = Light Emitting Diode
PLL = Phase-Locked Loop
RGB = Color scheme combining Red, Green and Blue
YCrCb = Color scheme with Intensity, Red and Blue
LCD = Liquid Crystal Display
FIFO = First In First Out
CMOS = Complementary Metal Oxide Semiconductor
TFT = Thin Film Transistor
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Chapter 1
Introduction
This thesis report presents the development and implementation of an embedded vision
system targeted for industrial robots. We have developed a prototype as an embedded
camera design on FPGA platform. The completed design is supposed to fit on a robots
actuator/arm to stream close up video of its activity area in order to increase the pre-
cision and accuracy. Such devices might come up as an alternative solution of using
multiple fixed cameras to assist industrial robots.
1.1 Embedded vision systems in FPGAs
There has been a tremendous development in embedded vision systems in the last decade
in response to the huge consumer desire for mobile phone cameras. This has triggered
electronic giants to invest more resources for developing miniature cameras attached
with the mobile phones. In fact, for few years, quality and capability of mobile cameras
remained as one of the most important factors for choosing over mobile phones. Being in
the race, mobile phone cameras, nowadays, have very advanced features like night vision,
face detection and many more. FPGAs are reliable and most convenient platform to
develop and test phased development of such technologies. FPGAs provide a flexible and
easy design platform for developing embedded vision system where desired requirements
and functions can be analyzed with several components and architectures until it fits
the purpose.
1
21.2 Vision in industrial robots
Today, vision for industrial robots is almost exclusively served by external or fixed
cameras due to their size and processing requirements [1][2][3]. Thus, the precision and
accuracy assistance for the robot from these cameras cannot go beyond a limit for reasons
corresponding to obstacles on the line of sight, distance of the activity area from the
camera(s) etc. An alternative approach would be to use multiple fixed cameras but which
would subsequently increase cost and complexity. Therefore, it is worth investigating
the possibility and feasibility of developing an embedded vision which can reside on the
tip of the robotic actuator/arm as well as capable enough to serve the purpose.
Key issues regarding a robot vision usually includes its physical size, physical position,
processing capabilities, communication options, feasibility of performing real time oper-
ations and flexibility of phased development. The physical dimension of the design is
very important as it primarily decides where the camera can be conveniently mounted.
If the system is too big to fit on robots arm or actuator then it needs to be placed in a
static position. Different forms of physical positions of a robot vision effectively influ-
ences the internal functions and behaviors. For example, if a robot vision is mounted
in a stationary platform, it may not have to calculate the relative distance between the
actuator and the object. On the other hand, a vision system mounted on a moving
robot actuator has to process the relative distance calculation between the actuator and
the object dynamically for every move it makes. Communication capability is a vital
factor as most of the robot vision systems are supposed to be involved in decision mak-
ing process using the acquired vision. To do that, in most of the cases, the vision data
is transmitted to a powerful processing unit usually a PC to process the consequent
decision. This transmission can take place in different forms considering the nature of
the operation and placement of the camera. Ethernet transmission system is often the
obvious choice while wireless transmission systems can also be given a thought where
connecting a wire to the tip of the robots actuator is inconvenient for particular reasons.
Real time operations requires a faster execution of image processing algorithms which is,
in many cases are not achievable through software execution on general purpose micro-
processors. Instead, executing time consuming algorithms in hardware is a clever way to
deal with the problem. Certain flexibility in design process is always a great advantage
to have in order to implement new requirements on an existing design without spending
too much time and money on redesigning.
31.3 Motivation and scope of the thesis
In our project, implementation of the embedded hardware is been targeted to improve
the vision capabilities in industrial robots which in many cases is a vital area of im-
portance. With the increased visibility and closeness of the proposed system, we can
introduce improved precision and refinement to robots performance. To pursue this goal,
robust vision system needs to be developed, which would be able to participate in robots
decision making process through implementing advanced image processing algorithms.
So, we needed to achieve a working embedded vision system which can be conveniently
placed on robots manipulator, flexible for reconfiguration and capable of transmitting
digital image information to a processing unit. Within the scope of this master thesis
project, we have developed a complete embedded vision system which complies with such
requirements and explored the feasibilities of adding an Ethernet transmission system.
1.4 Contributions
The author was the only student to carry out the project with close supervision and
guidance from the supervisor. The author started the project from scratch and con-
tributed till achieving a working design. In the project, several off-the-shelf Xilinx IPs
were used as well the component to generate VGA signals from pixel data information
and the component to generate TMDS signals were modified from a previous project
conducted at the department and a reference design, respectively. The main challenge
was to organize and use these components in the right way to achieve a properly func-
tioning design. Along with integrating the existing components, the author developed
the pixel data processing unit, interfaced the image sensor, analyzed and determined
the correct configurations for off-the-shelf IPs, investigated and reported the bottleneck
of the design.
1.5 Organization and outline of this report
This report has been organized in nine separate chapters which include information on
development of the prototype, work flow, design environments, components that have
been used, different approaches that have been considered, knowledge and experience
gained from this project. Chapter 1 corresponds to a brief introduction to the current
situation of the problem area, recent developments and scope of the project. Chapter
2 illustrates overview of the final design along with features that have been achieved.
Chapter 3 consists of a brief description of design tools that have been used in the design
4process. Chapter 4 focuses on the complete work flow of a single project starting from
preparation, key design phases and debugging techniques. Chapter 5, 6 and 7 consist
details on development and installment of different components used in the project.
Chapter 8 briefly presents different project approaches which have been tried on the way
to the final design and specific obstacles encountered. The report ends with Chapter 9
discussing concluding statement and notes on future development.
Chapter 2
Overview of the Prototype
The prototype of this design has been implemented using an Aptina MT9D112 image
sensor, and a Spartan 6 XC6SLX45 FPGA. HDMI video output has been implemented
instead of the traditional VGA output for video streaming.
Figure 2.1: FPGA, Image sensor and display unit of the prototype
2.1 Key features of the design
Any embedded system has a particular set of requirements to meet. Engineers tend to
develop embedded systems which have a particular purpose that may not be served with
general purpose / existing designs.
5
6In this system, an Aptina MT9D112 image sensor has been used for generating pixel
data. This sensors core pixel array is dimensioned by 1722 X 1262 pixels which are
capable to produce images of 1600 X 1200 pixels in full resolution [7]. In response to
the particular requirement of getting close-up views of the activity area, a pixel array of
640 X 480 dimensions has been used roughly from the center of the main pixel array of
the sensor.
Figure 2.2: (a) Sensors pixel array used in full resolution - 1600X1200 (grey) and
sensors pixel array used in the design 640X480 (black). (b) Output of the design
focused and up-close to the object. (c) Output of the reference design object not
isolated; processing unnecessary details of the surrounding.
The color of a pixel is defined in RGB 3:3:2 format, capable of displaying 256 colors of
each pixel. Several approaches have been tested for implementing RGB 5:6:5 format,
targeting 65K colors for each pixel. But that subsequently increased system overhead
as well as the system clock speed needed to be doubled to handle the increased pixel
data processing. So, RGB 3:3:2 color format deemed to be the most suitable to serve
the purpose of the system which also remained consistent with the requirements.
Frame rate of the system has been measured slightly above 9 FPS while acquiring the
picture from the sensor. The frame rate limitation is due the factor that, the soft core
DMA units that have been used in the design are not apparently specialized for handling
high data throughput of video applications. Whenever we have set the design to deal
with a higher data throughput by increasing frame rate or implementing a better color
scheme, the functions handling DMA units exited indeterminately. We have found this
7only after completing the design and therefore reverting to other alternatives was not
feasible.
To meet the communication need of the vision system, we planned to implement the
Ethernet transmission capability on the vision system. Despite of our extensive efforts to
achieve a working Ethernet transmission system, we could not acquire a functioning de-
sign within the time period of the project. However, procedure and techniques tested for
implementing the Ethernet transmission system has helped to achieve a solid knowledge
base on the matter which would greatly help to proceed into future developments.
We have developed this vision system on a FPGA platform. Using FPGAs for such
systems gives certain advantages over the ASIC design approach and general purpose
processor based designs. Considering future enhancements of this design, its flexibility
and adaptability to design changes are very high as redesigning logic circuits on an
FPGA is considerably easy and convenient. In the advanced implementation phase, if
the system is required to perform real time operations, some image processing algorithms
may not be executed in software running on general purpose processor systems as the
processing is excessively time consuming. FPGAs give the flexibility to execute such
image processing algorithms in hardware which is way faster than software execution
and therefore capable of complying with real time operations.
2.2 Related works
Abdul Waheed Malik et al presented a realtime machine vision system using FPGA and
Soft-core processor. They concluded that, using soft core processors improved flexibility
and achieved rapid development time. Components realized in hardware is capable to
accelerate performance to handle critical applications. They could also achieve higher
frame rate, low latency and lower power consumption [4].
Henry Andrian et al presented an Embedded CMOS imaging system for Real-Time
Robotic Vision which provided information for mobile manipulation control. Their de-
sign was implemented using a CMOS image board and a TI DSP board and could achieve
a 30 FPS frame rate in 640 by 480 pixels resolution [5].
Shinichi Hirai et al presented a realtime FPGA based vision system which implements
vision algorithms using C/C++ based logic circuit design. They catagorized vision
system approaches into three main areas namely, general purpose MPU in software
based approach, ASIC based approach and FPGA based vision system. They concluded
that FPGA based vision systems are the optimum choice as they are faster than MPU
8in softwrae based approach as well as offers more flexbility and cost efficiency than ASIC
based approach [6].
2.3 Device utilization and power analysis
Our final design uses 17% of the available slice registers and 38% of the available slice
LUTs of the Spartan 6 LX45 FPGA.
Slice Logic Utilization Used Available Utilization
Number of Slice Registers 9,552 54,576 17%
Number of Slice LUTs 10,387 27,288 38%
Number of RAMB16BWERs 92 116 79%
Table 2.1: Device utilization
The design has a system clock of 25 MHz and the integrated PLL on the sensor produces
a pixel clock of 50 MHz. In this configuration, power consumtion of the system are the
following:
Dynamic Quiescent Total
0.0457 1.006 1.464
Table 2.2: Supply power (in watt)
2.4 Main components
An embedded system is constituted of many components, usually consisting a micro-
processor (Microblaze, PowerPC), ready to use IPs (PLB Bus, IIC Interface, GPIO) and
some custom logic cores.
•Microblaze is a soft core processor from Xilinx which is widely used in designs devel-
oped in Xilinx platforms.
•Processor Local Bus (PLB) 4.6 is the standard bus system from Xilinx which fa-
cilitates the connection to several components on a design and their communication
and interaction.
• Local Memory Bus (LMB) provides a fast connection between the processor and
other peripherals, specially the BRAM.
•Block RAM (BRAM) is an on chip memory block typically smaller in size in com-
parison to external memories.
9Name of Components Number of Instances
Microblaze 1
Processor Local Bus(PLB) 4.6 3
Local Memory Bus (LMB) 1.0 2
PLBV46 to PLBV46 Bridge 2
Block RAM (BRAM) Block 2
LMB BRAM Controller 2
Multiport Memory Controller (DDR/DDR2/SDRAM) 1
XPS BRAM COntroller 1
XPS UART (Lite) 1
XPS 10/100 Ethernet MAC Lite 1
XPS General Purpose IO 2
Clock Generator 1
Microblaze Debug Module 1
Processor System Reset Module 1
XPS Interrupt Controller 1
XPS Central DMA Controller 2
XPS Timer/Counter 1
Phase Locked Loop 1
XPS IIC Interface 1
Chipscope Integrated Controller 1
Chipscope PLBv46 Integrated Bus Anlyzer (IBA) 1
Chipscope Integrated Logic Anlyzer (ILA) 1
DATABIND PLB 1
PLB VGA 1
Table 2.3: Name and number of instances of components in the design
• Multiport Memory Controller (MPMC) provides the interfacing for several types
of memories with multiport operation support.
• XPS UART is XPS Universal Asynchronous Receiver Transmitter used for serial
data transfer.
• XPS Ethernet MAC Lite provides the Ethernet interface for embedded designs.
• XPS GPIO core can be used to check out data at a particular point of the design.
• Central DMA Controller assists high speed data transfer without processor inter-
ruption.
• Clock Generator and Phase Locked Loop are used to generate different clocks
with desired frequencies and phases.
• Chipscope modules are used to debug embedded hardware.
• XPS IIC provides two wire interface to IIC supported modules.
Among the two custom IP cores of the design,
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• Pixel Data Processing Unit (DATABIND PLB) is responsible for sampling RAW
pixel data from the sensor, prepare a word consisting 4 pixel data and push it to
READ FIFO attached to it, for transferring them to the DDR2 memory through
DMA transfers.
Figure 2.3: The system diagram
• Display Unit (PLB VGA) receives pixel data from the DDR2 memory through
11
DMA transfers to its WRITE FIFO and generates video signals to display corre-
sponding frames on the monitor.
12
Chapter 3
Design Environment
We have used Xilinx EDK and ISE tools to implement the prototype of the design.
Digilent adept has been used to program the board. The FPGA platform was an ATLYS
development board from Digilent, equipped with a Spartan 6 XC6SLX45 FPGA and
Xilkernel was used as the embedded OS.
3.1 Xilinx Platform Studio (XPS)
Xilinx ISE Design Suite 12.3 has been used to complete the design. This tool suite
is provided by Xilinx to be used for development purposes with Xilinx FPGAs and
platforms. Xilinx platform studio (XPS) is used to design the hardware platform and
develop the software applications. The tool offers a wizard named Base System Builder
(BSB) to build a basic embedded system with desired components selecting the processor
type, system frequency, bus type, IO modules and memory options. This basic design
can then be modified by adding other required peripherals, custom IPs and software
applications. The design can be compiled and synthesized within the same tool and its
functionalities can be tested on FPGAs.
In the Project tab of XPS (Figure 3.1), Microprocessor Hardware Specification (MHS)
and Microprocessor Software Specification (MSS) file contains hardware and software
system details which are automatically generated while generating a new design with
BSB wizard as well as duly updated when any hardware changes are made to the design.
User Constraint File (UCF) contains physical pin layout information associating system
signals to designated physical pins on the board. In the Application tab, available soft-
ware application projects are listed and ready to use IPs are listed in the IP Catalog
tab. In the System Assembly View, Bus Interfaces tab provides an easy to understand
13
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Figure 3.1: Xilinx Platform Studio (XPS) IDE
15
interface of the bus system where components can be connected and disconnected to
particular buses conveniently using the GUI. The Ports tab displays interconnection of
signals within the design and the Addresses tab contains the memory mapping informa-
tion of the design.
3.2 Xilinx Project Navigator
In an embedded system design project, if there is a need to develop a custom hardware
IP, the best way to proceed is to develop the hardware in a standalone project in ISE
and test its functionalities with simulations before adding it to the EDK project.
Figure 3.2: ISim Simulation of DATABIND custom IP Core used in the project
Because, hardware synthesis in EDK tools are considerably time consuming as well as
minor debugging can be severely complicated. Custom IP cores in our design have
been developed in ISE Project Navigator and have been vigorously tested by test bench
simulations with ISim before adding to the main project. Figure 3.2 shows a snapshot
of a hardware simulation of one of the custom IPs of the project.
3.3 Digilent Adept
Digilent Adept is an interfacing application from Digilent which is needed to program
the FPGA board with bit files generated from the design project. After installing,
Digilent plug-in files needed to be placed in ISE Design Suit Installation folder for
proper functioning. This plug-in contains two files of .dll and .xml format.
3.4 FPGA Platform
The ATLYS development board has a Spartan 6 XC6SLX45 FPGA, a mid-level FPGA
from Xilinx. This particular FPGA has 6822 slices, 2.1 Mbits of fast block RAM, 4
16
clock generators and 6 PLLs, realized in a 45 nm process. Furthermore, the ATLYS
development board offers 128 MByte of external DDR2 memory, two HDMI video in,
two HDMI video out, Trimode (10/100/1000) Ethernet interface, USB UART, AC-97
Audio Codec, USB HID Host and a high speed VHDC connector [9]
3.5 Embedded OS : Xilkernel
In our project, Xilkernel v5.00.a has been used as the embedded OS. Xilkernel provides
higher flexibility in threading and scheduling for complex embedded systems. For our
project, we had to go through and study basic principles of Xilkernel, the way it works
and how it is used in an embedded system design. To use Xilkernel OS in a XPS design,
Xilkernel should be selected in OS option in Software Platform Settings tab. In OS
and Lib Configuration tab, name and priority of pthreads are also needed to be defined.
Furthermore, in Compiler Option wizard, xilkernel should be stated in the Libraries to
link against section of paths and options tab. Even though we have used only one thread
in our application, we configured the support for multiple threads for future flexibility
of adding other threads so that different scheduling options can be conveniently applied.
UART has been configured as standard input and output.
Chapter 4
Work Flow
In this chapter we would discuss the particular work flow that we have used for imple-
menting the prototype starting from preparation, major steps in the development phases
and debugging.
4.1 Knowledge base and preparation
Embedded system design is a specialized area in Electronic Design which requires an
engineer to have knowledge and proficiency both in hardware design and software devel-
opment tools and techniques as well as hands on knowledge on using embedded system
development platforms. It is often not possible to learn the techniques and issues em-
bedded system design by only going through the theoretical materials because of the
practical nature of the design procedure. From a design specification it may seem very
simple to develop an Embedded System fulfilling the requirements, but the real hurdle
is faced during the actual implementation. In addition, due to rapidly developing tech-
nologies, platforms, tools and techniques are being updated frequently. So, it is very
important to review the current release of the tools, understand the design flow for the
intended EDK version, targeted FPGA platform and compatibility issues (if any).
We started the preparation by looking into EDK Concepts, Tools and Techniques, a
detailed guide from Xilinx on Embedded System design. We followed the step by step
exercises listed in the guide to achieve an overall idea of design process of embedded
systems starting with creating a new project with base system builder, understanding
the project files, writing and testing software applications, developing and attaching a
custom IP to the design. This guide turned out to be a very useful material to follow
for achieving hands on experience on introductory embedded system design.
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To get familiar with the particular board (ATLYS), we have also completed the six
practice labs provided by Xilinx for the board which included basic hardware design,
adding an IP from catalog, attaching a custom IP, writing software applications and
debugging of embedded systems.
4.2 Development of custom hardware IPs
Creating custom IP and attaching it to an embedded project is often regarded as one of
the least understood processes in XPS [19]. After generating a basic project with base
system builder, we focused on developing custom IPs to serve specific requirements of
the project which could not be met with existing, ready to use IPs. There are several
aspects of creating a custom IP which could be very confusing for a new designer to deal
with.
A custom IP will need the IPIF interface (being a master or slave) to be added along
with the user logic to be able to interact with system buses (PLB, AXI). The designer
also needs to determine if the intended custom IP needs services like Software reset,
Read/Write FIFO, Interrupt control, User logic software register, User logic memory
space and Data phase timer. Understanding the functionality and necessity of these
services are not straight forward and often requires iterative execution of these steps
with varying configurations to figure out the best settings for the IP. It is convenient
to check the option of Generating ISE and XST project files to help implementing the
peripheral using XST flow at the last step of Create Peripheral wizard. Development of
custom peripheral in XST flow saves hours of work as the synthesis process is way faster
than synthesizing hardware in XPS. And it also provides an easier platform to debug
the Custom IP separately
In our project, we needed to use Read/Write FIFO for both of the custom IP cores
because in this video streaming system, there would be data transfers between buses
and components which might be running on different clocks as well as could be using
different clock sources. In such systems, FIFOs are needed to buffer sequential data
that are going to be transferred over a system running on multiple clock frequencies
generated from different sources [20].
In the FIFO settings wizard, we had set values for FIFO size, dimension and calculation
method reflecting the assessment of the data flow through these FIFOs, so that they
never get full or empty. We could observe this using Chipscope Pro as well as using
LEDs on the FPGA board. Several instances of the project were developed with FIFOs
of various sizes and dimensions to determine the optimum setting that is consistent with
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the system data generation, transfer and consumption rate. The instruction and data
cache was not enabled for the Microblaze soft core processor. Previous steps create a
XST project with the name of the custom IP at the XPS project directory. Then we
ported the custom logic into the XST project without manipulating the IPIF signals.
Once the porting is done, the design is then tested with hardware simulations to check
its functionality. When it seems to work as expected then it is added to XPS project
prompting the Create and Import peripheral wizard once again.
After importing the custom IP in the XPS design it will be available under the USER
category in the IP catalog tab. After adding the custom IP to the project from the IP
catalog, it needs to be connected to the bus, memory addresses need to be generated, in-
put output signals need to be connected with desired signals of the system and externals
signals (if any) need to be tied with physical pins using User Constraint File (.ucf).
This whole process is repeated, every time we add a custom IP with different settings
for testing purposes. In such a way, after numerous attempts, we could finally decide
the best settings and configuration of a custom IP which is finally added to the design
to serve the purpose.
4.3 Xilinx IPs
Fortunately, we did not have to develop all peripherals of the design in the process
of developing custom IP. There are ready to use IPs from Xilinx in IP catalog tab
in XPS. However, it is sometimes tricky to understand their particular functionality
and implementation techniques. Generally, the PDF datasheet provided with these IPs
includes information on their features, functional descriptions, signal specifications and
how they work. But it does not normally state how the core needs to be used in an
embedded system design.
There are number of API drivers for each Xilinx IPs through which they can be operated
and used within an embedded system design. These APIs provide an easy interface for
the designer to use the complex IPs in a design. The APIs are responsible to handle to
hardware level complexity.
If there are multiple instances of an IP in the same design then it is very important to
instantiate right instance in software application with correct device id to ensure correct
use of the IP. Details of all APIs for Xilinx IPs are listed in API documentation. Driver
sources usually consist of examples and explanations of how to integrate and use a Xilinx
IP in an embedded system design.
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4.4 Testing and debugging
Testing and debugging are continuous processes in hardware development. Testing helps
to ensure if the certain hardware units are working as expected. In embedded system
design there are several ways to test and debug. Depending on the nature of the inves-
tigation, certain tools/techniques are used.
4.4.1 Chipscope Pro
Chipscope Pro is the debugging tool provided with Xilinx ISE design suite. It facilitates
to capture bus transactions and individual design signals in real-time. In our project
this tool has been used extensively for debugging and investigation purposes.
To add Chipscope peripherals in a design, a Chipscope integrated controller (ICON)
needs to be added in the design from IP catalog. To investigate bus signals, Integrated
Bus Analyzer (IBA) needs to be added via debug configuration wizard. Integrated Logic
Analyzer (ILA) is needed to probe individual signals (i.e. signals is custom peripherals).
Even though custom peripherals are added into design after being verified with extensive
simulations, they may not behave as expected in actual hardware. So, quite often it
happened that a custom IP is set and added in a design and yet we could not get the
desired results. Then, we needed to look into the signals in actual hardware run to figure
out which part of the design/module has been compromised.
Figure 4.1: Investigating signals with Chipscope
In the configuration wizard of the ILA peripheral, signals of interest are associated
with particular triggers. After synthesizing the design a Core Inserter (.cdc) file is
generated in the project directory. Opening the Chipscope Pro Analyzer, we need to
import .cdc file to list all signals of interest in the Chipscope waveform. Then, upon
programming the board with .bit file, we select the trigger condition (certain signal
containing certain value) to observe the signal activity in the triggered period. Triggers
can also be combined with AND/OR operators to narrow down scenarios to observe.
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Integrated Bus Analyzer (IBA) is also used in a similar procedure. Memory addresses
of components are used to locate particular bus transactions.
4.4.2 Software printouts
Universal Asynchronous Receiver Transmitter (UART) can be used as an effective de-
bugging tool by printing software printouts on HyperTerminal. Print functions in several
points of the software application helps to determine if the program in being stuck some-
where. Also, if there is need to investigate a value calculated in the software it can also
be printed out via HyperTerminal. In several phases in our project, we have used this
technique to determine if the low level device drivers and APIs are configured, initialized
and working correctly.
In our project, software printouts were used to read return values from the sensor read-
/write operations via I2C interface. It was an important operation because to determine
if we actually could communicate with the sensor, we needed to read certain register on
the sensor chip and match the value with the reference value. Software printouts were
also used to calculate and print frame counts and memory contents of the frame buffer.
4.4.3 GPIO
XPS General Purpose Input Output (GPIO) has been used in the project to stream
data transactions from particular signals on the design to check if they are holding the
correct value. Data stream debugging through GPIO provided a live streaming of the
design and we could identify potential mismatches in data transmission which was fixed
later on.
Although being a powerful debugging tool, Chipscope can only capture a certain number
of samples at a time. That is, it cannot be investigated how frequently a signal of interest
is changing its value in real time. For example, if it is needed to see when the READ
FIFO if getting full, Chipscope can only provide one or few scenarios within the limited
samples captured, at a time. So, to observe such signals which we suspected for being
continuously high or low during the whole run time, we tied them to the LEDs on the
FPGA board. It gave us a clear run-time impression of the signals.
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Chapter 5
Sensor Control and Pixel Data
Processing Unit
This chapter contains two main parts: Image sensor and Pixel data processing. In
the image sensor part we talk about technical features, functional descriptions, control
interface and ways of configuring the image parameters. In the second part we discuss
how that output data stream from the sensor was processed and used in the system.
5.1 Image sensor
In our project we have used the VmodCAM module from Digilent which consists of
two Aptina MT9D112 image sensors. We planned to develop a multi camera vision
system as the final design and primarily we started the implementation using one sensor.
Unfortunately, we were unable to start the integration process for multi camera vision
system due to time constraints. The image sensor board is connected to the FPGA
board via a VHDC connector and is programmed through an I2C interface.
5.1.1 Technical features and functional descriptions
Aptina MT9D112 image sensor consist a 2 megapixel color sensor array capable of
generating a maximum resolution of 1600 X 1200 pixels. Several output formats can be
selected as well as scaling, different special effects, noise reduction and image correction
algorithms can be imposed on video output. An integrated PLL (Phase Locked Loop)
is present to generate internal clocks for several resolutions and frame rates.
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5.1.2 Programming the sensor
Programming the sensor was a tricky part of the project and has consumed considerable
amount of time as the process included understanding of the protocol which needs to
be followed to program the sensor as well as speculating the I2C interface. The sensor
requires to be programed via a two wire serial interface. First, a functioning I2C interface
needed to be implemented to communicate with the sensor and then a series of read and
write register operations needed to configure the sensor with desired settings.
5.1.2.1 I2C interface
I2C is one of the standard interfacing techniques for connecting external peripherals to a
system. It provides a two wire interface to the target module naming SDA (Serial Data)
and SCL (Serial Clock). Data transmission on the I2C bus is initiated with a START
condition and ends with a STOP condition. The sensor acts as a slave device on the
bus.
To implement the I2C interfacing, protocols and hardware mechanisms of XPS IIC core
was thoroughly studied as well as implementation mechanisms were primarily tested on
a Temperature Sensor on a separate project.
5.1.2.2 Control interface
The control interface of the sensor is operated via reading and writing hardware registers
of the sensor core. Each register write includes sending of a start condition, 8 bit device
address, upper byte of 16 bit register address, lower byte of register address, upper
byte of the 16 bit Data, lower byte of data and stop condition. Figure 5.1 represents
sequential steps for performing one write operation via the I2C interface.
We have used XPS IIC IP to generate I2C signals. Xilinx APIs were used to send and
receive data to the bus for writing and reading, respectively. There were two types
of writing and reading of sensor chip control registers: hardware registers and driver
variables. Hardware registers could be written and read directly using their address.
On the other hand, content of driver variables needed to be written or read via specific
hardware registers. To write a driver variable, its address needs to be written in one
specific hardware register and then, data needs to be written in another specific hardware
register.
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Figure 5.1: Performing a Register Write Operation to the Sensor
5.1.2.3 Configuring image parameters
Configuring the sensor includes precise steps to be carried out via the I2C interface. Each
configuration setting require one or more register read/write(s) via the I2C bus. Figure
5.2 shows the steps to configure an image sensor. Each of these steps are performed
using one or more write operations which further executes the steps described in Figure
5.1 for each operation. The first step is to read a specific register to get the device ID of
the sensor to be sure that the sensor and I2C interface is functional. Consecutive steps
include resetting the MCU, releasing from reset and setting slew rate.
We have used the internal PLL to produce a separate pixel clock from the master clock.
The relation of generating a pixel clock from master clock is as follows,
pixelclock = masterclock×M(N+1)×8
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Where, the values of M and N can be set by writing their values in specific registers. In
our project, pixel clock of 50 MHz has been generated with a master clock of 25 MHz
having M and N set to 16 and 0, respectively.
Figure 5.2: Programming the Image Sensor
The next steps on the configuration process powers up PLL, turns off bypass and wake
up from standby. Remaining configurations defines color format, start and end of sensor
row and column, output height and width, cropping measurements, exposure and gain
settings, white balance and video capture mode. The last configuration setting starts
the video streaming of specified settings.
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Additional configuration options include defect correction, noise reduction, aperture
correction, gain and threshold for 1D and 2D correction and generating test patterns.
5.2 Pixel data processing
The Aptina MT9D112 image sensor is capable of delivering image outputs in several
formats such as RGB, Bayer and YCrCb. We have used the RGB 4:4:4 output format of
the camera and then trimmed it into RGB 3:3:2 format due to the data throughput bot-
tleneck caused by the DMA units. Pixels of RGB 3:3:2 format are capable of displaying
256 effective colors for each pixel.
In our design, each frame consists of 640 X 480 = 307200 effective pixels surrounded by
blank pixels of horizontal and vertical blanking.
Figure 5.3: Pixel placement on the frame (640 X 480)
The sensor produces data on pixel clock - an output clock from the sensor. The
DATABIND core sample data on that pixel clock when the Frame valid and Line valid
signals from the sensor are high. For each pixel, on the odd byte, 4 bits of R values and
4 bits of G values are received and on the even byte, 4 bits of B values are received.
In this way, on every 8th clock, 4 pixel data is produced with RGB 3:3:2 format and
pushed together in the READ FIFO as one word (32 bits) to be transferred to DDR2
memory via DMA.
The DATABIND core is configured to generate interrupt requesting DMA transfer when
the READ FIFO vacancy count goes below 512 (out of 2048). When a READ FIFO
gets full then it cannot further accept incoming data and therefore the data would be
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discarded making the image having missing pixels. To prevent this, the READ FIFO is
configured to have a DMA transfer whenever it is 75% full.
Chapter 6
Display Unit
The display unit re-translates the pixel information into images and facilitates a visual
representation on the standard LCD screen. This includes use of a second pixel clock
for displaying pixels, translating the color codes and refreshing the screen.
6.1 Display interface
Standard displays of today (i.e LCD monitors, TVs) support multiple forms of input
signals such as VGA, HDMI etc. RGB values could be directly used to produce VGA
outputs. But in our project we have used HDMI (High Definition Multimedia Interface)
output as HDMI has certain advantages and it allowed us to have some options open
for future developments. HDMI uses digital interface and therefore digital images can
directly be transmitted instead of converting it to analog format. Standard HDMI
cable supports high data bandwidth for high resolution videos. It is capable of loss-less
transmission ensuring a high video quality. It also has audio support (optional) within
the single cable. HDMI uses TMDS (Transition-Minimized Differential Signaling) which
have been produced with RGB values received as pixel data from the image sensor.
6.2 Display core
Several approaches had been made to implement the display core. Initially, an off-the-
shelf IP, XPS TFT was first tried to be used as the display unit. After discovering certain
incompatibility issues with that core a custom core was developed which received pixel
data in RGB format and produced TMDS signals for HDMI output.
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Primarily, XPS TFT core were extensively studied to be used in our project. However,
after ample investigation, it has been found that, XPS TFT uses a Chrontel CH7301C
DVI/HDMI encoder which was not present in our particular board therefore usage of
that IP core was discontinued for the project.
Figure 6.1: Organization of the display unit (Simplified)
Later on, a DVI core from a reference design provided from Digilent for the ATLYS
board was used to generate HDMI compliant TMDS signals from VGA output signals.
The clock signals to the DVI core were needed to be generated by a Phase Locked Loop
(PLL) unit and were configured following this relation:
Clkoutn =
Clkin1C CLKFBOUT MULT
C DIV CLK DIV IDE
C CLKOUTn DIV IDE
The display unit is configured to generate interrupt requesting DMA transfer when the
WRITE FIFO occupancy count goes below 512 (out of 2048). Occupancy count describes
how occupied the FIFO is. For example, if the occupancy count is zero that means the
FIFO is empty. If the FIFO gets empty, the display unit will not receive any pixel
data and that would compromise the video image. Therefore to avoid such undesired
scenarios, WRITE FIFO generates interrupt requesting DMA transfer whenever the
FIFO becomes 75% empty.
Chapter 7
Ethernet Transmission
The key reason of using a robotic vision system is to involve it with the robot control. The
idea is, image acquired from the robot vision should contribute in robots decision making.
Robots without vision capability generally work with static or predefined measurements.
Vision systems allow the robots to act in a more human-like manner. In order to do
that, the image acquired by the vision system needs to be transmitted to a processing
unit which is responsible for robot control.
To add a transmission capability to our design, we have investigated the feasibility of hav-
ing an Ethernet transmission system within the scope of this project. Standalone project
was initiated to setup and verify Ethernet transmission capabilities on the ATLYS FPGA
board. However, due to time shortage, a working design could not be achieved. This
chapter will discuss the steps taken to initiate Ethernet transmission.
We started with XPS Ethernet Lite core which could communicate with the on board
Ethernet interface. We created a separate XPS project with Ethernet Lite, Multi-
port Memory Controller and UART support creating similar environments as the main
project so that when it works it could be directly added to the main project.
First, basic features and hardware organization of the Ethernet Lite core were studied
including, PLB module interface, Ethernet protocol and transmit interface. For any data
to be sent over the Ethernet needs to be in a correctly formed Ethernet Data Frame.
The Ethernet data frame should have the following format:
Figure 7.1: Ethernet Data Frame
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Following the standard procedure, a program was written using the device drivers for the
XPS Ethernet Lite core. Wireshark, a network packet analyzer was installed in another
windows machine to observe packets transmitted over the Ethernet. Even though all
the drivers returned success, no packets were captured which was transmitted from the
FPGA board.
ATLYS base system builder automatically creates reference applications for the Ethernet
MAC, which were compiled and tested as well. From the suspicion that the Wireshark
installed on the windows machine were not able to properly capture packets, a Linux
machine were used further to use Wireshark for capturing packets. In either of the
cases, no packets were found to be transferred from the FPGA board. The reference
applications were tested in several configurations having the MDIO module as well as
internal loopback enabled and disabled.
Figure 7.2: Capturing Ethernet packets with Wireshark
In the next step of the debugging process, Chipscope cores were inserted into the project
and output signals of the Ethernet core were examined. On the Chipscope analyzer, we
could actually see the Ethernet packets being in the correct form which were sent. But,
still we could not locate any packet that was sent from the board. Assuming problems
with cables, test packets were sent from another machine which were successfully received
and captured by the Wireshark in the Linux machine.
Doubting if the Ethernet interface on the FPGA board was functioning correctly, all
these steps were repeated on another FPGA board (NEXYS3) having similar Ethernet
interface. At this stage, it was found that there were floating pins in the design which
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needed to be tied to ground and at the same time details on the constraint file were also
investigated. However, the problem still remained.
Presuming a possible license requirement as well as version incompatibility, all of these
steps were further executed for both of the boards in another workstation having a
completely separate installation (upgraded) and licensing. Unfortunately, this also did
not return any success.
However, we did test a reference design implemented in XST flow which could success-
fully send packets from the board over Ethernet. But we found the project just days
before our project completion. Porting the project into our main project deemed to be
extensively prolonging and therefore discontinued due to specific time constraints of the
project.
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Chapter 8
Road to the Final Design
As one might assume that the final architecture of this design was pre-determined and
was implemented right away. Truth to be told, the final design is a result of continuous
evolvement of projects. In this chapter, we will discuss, from where we started, how the
design has been transformed to its final stage, alternative implementation techniques
that have been tested and difficulties that we have faced during implementation of this
project.
8.1 NEXYS 2 Board (Spartan 3) and Pixel Plus Sensor
(Discontinued)
We started working on this project initially with a different FPGA platform and image
sensor. The FPGA board was a NEXYS 2 board from Digilent equipped with a Spartan
3 FPGA and standard VGA output. The image sensor was PixelPlus PO2030N with a
pixel array of 640 X 480. This setup was discontinued after we decided to implement
a multi camera system and we continued with the new set of FPGA board and image
sensor to develop a new streaming system from the scratch.
8.2 Evolution of designs
This section would briefly explain the approaches that have been taken in different
phases of the project and which eventually led us to the final design.
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8.2.1 Attempt P1, On chip memory based VGA display
At the very first stage, the challenge was to display anything on the screen via the HDMI
port to ensure that the TMDS signaling is working and being recognized by the LCD
monitor. In this phase, the system could read color codes written in BRAM and could
display them on the screen.
8.2.2 Attempt P2, External memory based VGA display using PLB
bus
This system was modified from a project provided by the supervisor which was conducted
at the department at an earlier stage. At this stage, the system was able to read external
memory locations for pixel data and could display them on the screen. The display unit
was connected to the PLB bus and had a WRITE FIFO attached to it for reading pixel
data from the memory. At this point, stable horizontal lines could be drawn on the
screen.
8.2.3 Attempt P3, Pixel data processing unit as a master on the PLB
The development of the project was stuck for quite a while at this stage. The pixel data
processing unit, which received pixel data from the sensor, was unable to write anything
on the PLB bus. One of the several approaches that had been tried to resolve this was
attaching the custom IP as a master instead of a slave on the PLB bus assuming that it
was not being able to write anything on the bus being a slave. But, even after adding
the IP as a master on the bus, we were still unable to receive any data from the core.
It was then realized that, the pixel data processing unit being a master or slave on the
bus was not the primary reason of the problem.
8.2.4 Attempt P4, Direct DMA transfer from ReadFIFO to Write-
FIFO
In continuation to the efforts of receiving data from the sensor, a direct DMA transfer
between READ FIFO and WRITE FIFO bypassing the external memory were imple-
mented. This configuration resulted with a shaky and blinking screen apparently dis-
playing partials of the test pattern image (color bars). Color bar test pattern image
were used to easily detect if we were receiving any partials of the image. If we were not
using any test pattern image, it would have been hard to detect partials of a real image
as there would have not been any patterns to be recognized in a scrambled image.
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8.2.5 Attempt P5, Data transfer using single custom Read/Write FIFO
Instead of using one READ FIFO and one WRITE FIFO on both ends, a custom
READ/WRITE FIFO was developed in XST flow in order to streamline the synchronous
data transfer. But it lacked signals and mechanisms to be connected with the PLB bus.
Implementing PLB protocols manually in the IP was not a convenient process either.
8.2.6 Attempt P6, Using VDMA with PLB bus system
In the process of looking for other alternatives, VDMA (Video DMA) came up seemingly
as a promising solution. However, VDMA core was not available right away in the IP
catalog. For using in a PLB based system, it needed to be generated with Logicore and
added to the XPS project. VDMA was generated and added to the project using the
due procedure. To port this IP in the PLB based system we faced similar inconveniences
as the previous attempt and unfortunately, we could not achieve a working design using
VDMA. Another alternative was to migrate the whole system into AXI based system
where a VDMA IP was available right away but that did not seemed to be reasonable
choice as we literally had to redo everything from the scratch.
8.2.7 Attempt P7, Separate DMA units for ReadFIFO and WriteFIFO
After putting unsuccessful efforts of using Custom READ/WRITE FIFO and VDMA,
we returned back to the closest working version of the project with minor modification
of adding another DMA unit to facilitate completely separate DMA transfers on both
sides.
Figure 8.1: Block diagram of one of the intermediate design phases (attempt P7)
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8.2.8 Attempt P8, Attempt P7 having three PLB busses and two
bridges
The only PLB bus of the system had apparently been overloaded with data transactions
of the video application. In order to reduce the data traffic on the bus we introduced
separate buses for both ends to communicate with the external memory. Two bridges
connected the additional buses with the main bus which is connected with Microblaze
soft core processor. Each additional bus had a DMA unit connected to them as a master.
Both of the DMA units were connected to the main bus as slaves. This configuration
resulted a stable frame on the display with noises. At this point, only the display unit
(PLB VGA) generated interrupts to initiate DMA transfer.
8.2.9 Attempt P9, Attempt P8 implemented with both interrupts
During the run, once in a while the stable frame of the attempt P8 project was getting
scrambled and READ FIFO was getting full. To deal with this problem, we redesigned
the project to have both modules generating separate interrupts for initiating DMA
transfers. To implement a 65K color scheme, RGB 5:6:5 color format had been imple-
mented with a System Clock and Pixel Clock of 50 MHz. At this phase we could solve
the problem of random scrambling of frames but we still had noises in the image.
8.2.10 Attempt P10, Attempt P9 with 25 MHz system Clock and 256
color
After closely investigating the run time signals of the system with Chipscope, we found
that 50 MHz of pixel clock from the image sensor actually corresponds in half pace as
it takes two clock cycles to generate information for one pixel. Having the system clock
at 50 MHz is actually twice as faster than the image sensor is actually producing the
pixels. As a result, the system was being overwritten by the old values of the pixels.
So, we reduced the system clock to 25 MHz while keeping the pixel clock at 50 MHz.
It reduced the noises but did not completely eliminate them. A further revision in the
user constraint file (.ucf) reversing the bit direction of the input signal from the sensor
resulted the display with correct color.
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8.3 Other alternatives investigated
In addition to steps which have been implemented and tested in the design, there were
many other approaches which were investigated and explored but were not implemented
in the design.
During the time when, pixel data processing unit was not being able to write anything
on the external DDR2 memory, it was suspected that there might be something wrong
with the memory interface. So, alternative memory interfaces were investigated such as
NPI (Native Port Interface), VFBC (Video Frame Buffer Controller) and MIG (Memory
Interface Generator). While having trouble making DMAs working as fast as needed,
AXI VDMA seemed as a better alternative. The idea was to use the AXI VDMA using
PLB to AXI Bridge in the PLB based system as PLB VDMA was not available right
away.
Even though we had thoroughly studied about these alternative approaches but none
of them were actually tried in practical design as we had decided to proceed with other
approaches described in the previous section.
8.4 Difficulties encountered
This section discusses about some of the difficulties that we had encountered during the
implementation of the project.
8.4.1 ODDR2 component
In our project, we needed to forward the system clock to one of the external pins to pro-
vide master clock for the image sensor chip. But, specifically for Spartan 6 architectures,
a global net cannot be forwarded directly to any of the external pins as it may cause
excessive delay. A clock forwarding technique needed to be used to solve the problem.
An ODDR2 (Dual Data Rate Output) component was initiated to produce double data
rate signals exiting the FPGA.
8.4.2 I/O Standards of UCF constraints
Determining the appropriate I/O standards for user constraints was not quite straight
forward as well. In our project we have used the following I/O standards:
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Standard Description Use
LVCMOS33 Low Voltage CMOS General Purpose
TMDS 33 Transition Minimized Differential Signaling HDMI
I2C Inter Integrated Circuit I2C Signals
SSTL18 II Stub Series Terminated Logic DDR2 SDRAM
DIFF SSTL18 II Pseudo Differential Stub Series Terminated Logic DDR2 SDRAM
Table 8.1: I/O standards used in the design
8.4.3 UART driver
To use the USB-UART as a COM port, a driver from EXAR needed to be installed.
The driver installation package included files of .inf, .sys and .cat format. The process
of generating batch (.bat) file from these files was also examined.
Chapter 9
Conclusion
In this master thesis project, design and implementation of an embedded vision system
for industrial robots has been presented. The prototype implemented on a Spartan
6 platform using an Aptina image sensor is capable of video streaming on 640 X 480
resolution with a frame rate slightly over 9 FPS. Considerable measures were taken
to implement Ethernet transmission capability but unfortunately, that had to be left
unfinished due to time constraints. This design would serve as a convenient primary base
for implementing advanced image processing algorithms for robot vision. The FPGA
platform gives an enhanced flexibility for redesigning and reconfiguring the system with
updated configurations.
One of the earliest future developments of the design should be acquiring a working
data transmission system. It can be started with the standalone project generated
to implement Ethernet transmission or it can go a level up by implementing wireless
transmission system such as WIFI or Bluetooth. Fortunately, such devices which are
ready to be used with our prototype are already available on the market. Further
improvements can be introduced by implementing object detection and tracking.
Today, numerous functions can be desired in a robot vision. Research and development
in such areas are a continuous process which could take years or decades to develop and
test new features. Our prototype would provide a convenient primary platform for such
functionalities to be tested and implemented. This platform would allow a kick-start for
any present or future enhancements of robot vision to be made.
Developing this vision system has greatly contributed in our knowledge and skills devel-
opment in various areas of todays computing world. We could acquire in-depth knowl-
edge on digital vision systems, pixel definition in RGB format, generation of digital image
from images sensor, and displaying techniques. Programming the image sensor with I2C
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interface was particularly a very important expertise to achieve as I2C interfacing is
widely used to interface many other modules in different platforms.
This project also allowed us to have practical knowledge of developing a complete em-
bedded system. During the implementation we have came across many important design
issues in embedded system including using a soft core processor, initiating embedded
operating system, creating application threads, developing custom hardware IPs and
their attachment with the main system, interrupt mechanisms, testing and debugging
of embedded hardware, using low level device drivers and understanding the usage of
FIFO, DMA and memory controller within an embedded system design. These experi-
ences would certainly provide a strong platform for us to work further within the area
of embedded system design.
To conclude, designing the embedded vision system has been a great challenge which
we could successfully complete. This has greatly inspired us to be engaged in further
projects with solid confidence.
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Appendix A
Microprocessor Hardware Specification (MHS) File
PARAMETER VERSION = 2.1.0
PORT fpga 0 RS232 Uart 1 RX pin = fpga 0 RS232 Uart 1 RX pin, DIR = I
PORT fpga 0 RS232 Uart 1 TX pin = fpga 0 RS232 Uart 1 TX pin, DIR = O
PORT fpga 0 MCB DDR2 mcbx dram addr pin = fpga 0 MCB DDR2 mcbx dram addr pin,
DIR = O, VEC = [12:0]
PORT fpga 0 MCB DDR2 mcbx dram ba pin = fpga 0 MCB DDR2 mcbx dram ba pin,
DIR = O, VEC = [2:0]
PORT fpga 0 MCB DDR2 mcbx dram ras n pin = fpga 0 MCB DDR2 mcbx dram ras n pin,
DIR = O
PORT fpga 0 MCB DDR2 mcbx dram cas n pin = fpga 0 MCB DDR2 mcbx dram cas n pin,
DIR = O
PORT fpga 0 MCB DDR2 mcbx dram we n pin = fpga 0 MCB DDR2 mcbx dram we n pin,
DIR = O
PORT fpga 0 MCB DDR2 mcbx dram cke pin = fpga 0 MCB DDR2 mcbx dram cke pin,
DIR = O
PORT fpga 0 MCB DDR2 mcbx dram clk pin = fpga 0 MCB DDR2 mcbx dram clk pin,
DIR = O
PORT fpga 0 MCB DDR2 mcbx dram clk n pin = fpga 0 MCB DDR2 mcbx dram clk n pin,
DIR = O
PORT fpga 0 MCB DDR2 mcbx dram dq pin = fpga 0 MCB DDR2 mcbx dram dq pin,
DIR = IO, VEC = [15:0]
PORT fpga 0 MCB DDR2 mcbx dram dqs pin = fpga 0 MCB DDR2 mcbx dram dqs pin,
DIR = IO
PORT fpga 0 MCB DDR2 mcbx dram dqs n pin = fpga 0 MCB DDR2 mcbx dram dqs n pin,
DIR = IO
PORT fpga 0 MCB DDR2 mcbx dram udqs pin = fpga 0 MCB DDR2 mcbx dram udqs pin,
DIR = IO
PORT fpga 0 MCB DDR2 mcbx dram udqs n pin = fpga 0 MCB DDR2 mcbx dram udqs n pin,
DIR = IO
PORT fpga 0 MCB DDR2 mcbx dram udm pin = fpga 0 MCB DDR2 mcbx dram udm pin,
DIR = O
PORT fpga 0 MCB DDR2 mcbx dram ldm pin = fpga 0 MCB DDR2 mcbx dram ldm pin,
DIR = O
PORT fpga 0 MCB DDR2 mcbx dram odt pin = fpga 0 MCB DDR2 mcbx dram odt pin,
DIR = O
PORT fpga 0 MCB DDR2 rzq pin = fpga 0 MCB DDR2 rzq pin, DIR = IO
PORT fpga 0 MCB DDR2 zio pin = fpga 0 MCB DDR2 zio pin, DIR = IO
PORT fpga 0 Ethernet MAC PHY tx clk pin = fpga 0 Ethernet MAC PHY tx clk pin,
DIR = I
PORT fpga 0 Ethernet MAC PHY rx clk pin = fpga 0 Ethernet MAC PHY rx clk pin,
DIR = I
PORT fpga 0 Ethernet MAC PHY crs pin = fpga 0 Ethernet MAC PHY crs pin, DIR
= I
PORT fpga 0 Ethernet MAC PHY dv pin = fpga 0 Ethernet MAC PHY dv pin, DIR
= I
PORT fpga 0 Ethernet MAC PHY rx data pin = fpga 0 Ethernet MAC PHY rx data pin,
DIR = I, VEC = [3:0]
PORT fpga 0 Ethernet MAC PHY col pin = fpga 0 Ethernet MAC PHY col pin, DIR
= I
PORT fpga 0 Ethernet MAC PHY rx er pin = fpga 0 Ethernet MAC PHY rx er pin,
DIR = I
PORT fpga 0 Ethernet MAC PHY rst n pin = fpga 0 Ethernet MAC PHY rst n pin,
DIR = O
PORT fpga 0 Ethernet MAC PHY tx en pin = fpga 0 Ethernet MAC PHY tx en pin,
DIR = O
PORT fpga 0 Ethernet MAC PHY tx data pin = fpga 0 Ethernet MAC PHY tx data pin,
DIR = O, VEC = [3:0]
PORT fpga 0 Ethernet MAC PHY MDC pin = fpga 0 Ethernet MAC PHY MDC pin,
DIR = O
PORT fpga 0 Ethernet MAC PHY MDIO pin = fpga 0 Ethernet MAC PHY MDIO pin,
DIR = IO
PORT fpga 0 Ethernet MAC MDINT pin = fpga 0 Ethernet MAC MDINT pin, DIR
= I, SIGIS = INTERRUPT
PORT fpga 0 clk 1 sys clk pin = dcm clk s, DIR = I, SIGIS = CLK, CLK FREQ =
100000000
PORT fpga 0 rst 1 sys rst pin = sys rst s, DIR = I, SIGIS = RST, RST POLARITY
= 0
PORT plb vga 0 TMDS pin = plb vga 0 TMDS, DIR = O, VEC = [3:0]
PORT plb vga 0 TMDSB pin = plb vga 0 TMDSB, DIR = O, VEC = [3:0]
PORT xps iic 0 Sda = xps iic 0 Sda, DIR = IO
PORT xps iic 0 Scl = xps iic 0 Scl, DIR = IO
PORT clkfwd 0 pwdn pin = clkfwd 0 pwdn, DIR = O
PORT clkfwd 0 mclkex pin = clkfwd 0 mclkex, DIR = O
PORT clkfwd 0 vdd pin = clkfwd 0 vdd, DIR = O
PORT plb vga 0 WFifoemptyLed pin = plb vga 0 WFifoemptyLed, DIR = O
PORT clkfwd 0 resetfwd pin = clkfwd 0 resetfwd, DIR = O
PORT databind plb 0 CamData pin = databind plb 0 CamData, DIR = I, VEC = [0:7]
PORT databind plb 0 FV pin = databind plb 0 FV, DIR = I
PORT databind plb 0 LV pin = databind plb 0 LV, DIR = I
PORT databind plb 0 fifofull pin = databind plb 0 fifofull, DIR = O
PORT plb vga 0 PLB INTR pin = plb vga 0 PLB INTR, DIR = O, VEC = [0:0]
PORT databind plb 0 DATBIntr pin = databind plb 0 DATBIntr, DIR = O, VEC =
[0:0]
PORT plb vga 0 IP2INTC Irpt pin = plb vga 0 IP2INTC Irpt, DIR = O, SIGIS = IN-
TERRUPT, SENSITIVITY = LEVEL HIGH
PORT databind plb 0 IP2INTC Irpt pin = databind plb 0 IP2INTC Irpt, DIR = O,
SIGIS = INTERRUPT, SENSITIVITY = LEVEL HIGH
PORT clkfwd 0 pclkin pin = clkfwd 0 pclkin, DIR = I
BEGIN microblaze
PARAMETER INSTANCE = microblaze 0
PARAMETER C USE BARREL = 1
PARAMETER C DEBUG ENABLED = 1
PARAMETER HW VER = 8.00.a
BUS INTERFACE DLMB = dlmb
BUS INTERFACE ILMB = ilmb
BUS INTERFACE DPLB = mb plb
BUS INTERFACE IPLB = mb plb
BUS INTERFACE DEBUG = microblaze 0 mdm bus
PORT MB RESET = mb reset
PORT INTERRUPT = microblaze 0 Interrupt
END
BEGIN plb v46
PARAMETER INSTANCE = mb plb
PARAMETER HW VER = 1.05.a
PORT PLB Clk = clk 50 0000MHzPLL0
PORT SYS Rst = sys bus reset
END
BEGIN lmb v10
PARAMETER INSTANCE = ilmb
PARAMETER HW VER = 1.00.a
PORT LMB Clk = clk 50 0000MHzPLL0
PORT SYS Rst = sys bus reset
END
BEGIN lmb v10
PARAMETER INSTANCE = dlmb
PARAMETER HW VER = 1.00.a
PORT LMB Clk = clk 50 0000MHzPLL0
PORT SYS Rst = sys bus reset
END
BEGIN lmb bram if cntlr
PARAMETER INSTANCE = dlmb cntlr
PARAMETER HW VER = 2.10.b
PARAMETER C BASEADDR = 0x00000000
PARAMETER C HIGHADDR = 0x0000ffff
BUS INTERFACE SLMB = dlmb
BUS INTERFACE BRAM PORT = dlmb port
END
BEGIN lmb bram if cntlr
PARAMETER INSTANCE = ilmb cntlr
PARAMETER HW VER = 2.10.b
PARAMETER C BASEADDR = 0x00000000
PARAMETER C HIGHADDR = 0x0000ffff
BUS INTERFACE SLMB = ilmb
BUS INTERFACE BRAM PORT = ilmb port
END
BEGIN bram block
PARAMETER INSTANCE = lmb bram
PARAMETER HW VER = 1.00.a
BUS INTERFACE PORTA = ilmb port
BUS INTERFACE PORTB = dlmb port
END
BEGIN xps uartlite
PARAMETER INSTANCE = RS232 Uart 1
PARAMETER C BAUDRATE = 9600
PARAMETER C DATA BITS = 8
PARAMETER C USE PARITY = 0
PARAMETER C ODD PARITY = 0
PARAMETER HW VER = 1.01.a
PARAMETER C BASEADDR = 0x84000000
PARAMETER C HIGHADDR = 0x8400ffff
BUS INTERFACE SPLB = mb plb
PORT RX = fpga 0 RS232 Uart 1 RX pin
PORT TX = fpga 0 RS232 Uart 1 TX pin
END
BEGIN mpmc
PARAMETER INSTANCE = MCB DDR2
PARAMETER C NUM PORTS = 2
PARAMETER C PORT CONFIG = 1
PARAMETER C MCB LOC = MEMC3
PARAMETER C MEM CALIBRATION SOFT IP = TRUE
PARAMETER C MEM SKIP IN TERM CAL = 0
PARAMETER C MEM SKIP DYNAMIC CAL = 0
PARAMETER C MCB RZQ LOC = L6
PARAMETER C MCB ZIO LOC = C2
PARAMETER C MEM PARTNO = MT47H64M16XX-25E
PARAMETER C MEM ODT TYPE = 3
PARAMETER C MEM DATA WIDTH = 16
PARAMETER C DDR2 DQSN ENABLE = 1
PARAMETER C PIM0 BASETYPE = 2
PARAMETER HW VER = 6.02.a
PARAMETER C PIM1 BASETYPE = 2
PARAMETER C PIM2 BASETYPE = 0
PARAMETER C MPMC BASEADDR = 0x98000000
PARAMETER C MPMC HIGHADDR = 0x9FFFFFFF
BUS INTERFACE SPLB0 = plb v46 0
BUS INTERFACE SPLB1 = plb v46 1
PORT MPMC Clk0 = clk 50 0000MHzPLL0
PORT MPMC Rst = sys periph reset
PORT mcbx dram addr = fpga 0 MCB DDR2 mcbx dram addr pin
PORT mcbx dram ba = fpga 0 MCB DDR2 mcbx dram ba pin
PORT mcbx dram ras n = fpga 0 MCB DDR2 mcbx dram ras n pin
PORT mcbx dram cas n = fpga 0 MCB DDR2 mcbx dram cas n pin
PORT mcbx dram we n = fpga 0 MCB DDR2 mcbx dram we n pin
PORT mcbx dram cke = fpga 0 MCB DDR2 mcbx dram cke pin
PORT mcbx dram clk = fpga 0 MCB DDR2 mcbx dram clk pin
PORT mcbx dram clk n = fpga 0 MCB DDR2 mcbx dram clk n pin
PORT mcbx dram dq = fpga 0 MCB DDR2 mcbx dram dq pin
PORT mcbx dram dqs = fpga 0 MCB DDR2 mcbx dram dqs pin
PORT mcbx dram dqs n = fpga 0 MCB DDR2 mcbx dram dqs n pin
PORT mcbx dram udqs = fpga 0 MCB DDR2 mcbx dram udqs pin
PORT mcbx dram udqs n = fpga 0 MCB DDR2 mcbx dram udqs n pin
PORT mcbx dram udm = fpga 0 MCB DDR2 mcbx dram udm pin
PORT mcbx dram ldm = fpga 0 MCB DDR2 mcbx dram ldm pin
PORT mcbx dram odt = fpga 0 MCB DDR2 mcbx dram odt pin
PORT rzq = fpga 0 MCB DDR2 rzq pin
PORT zio = fpga 0 MCB DDR2 zio pin
PORT MPMC PLL Lock = Dcm all locked
PORT MPMC Clk Mem 2x = clk 600 0000MHzPLL0 nobuf
PORT MPMC Clk Mem 2x 180 = clk 600 0000MHz180PLL0 nobuf
END
BEGIN xps ethernetlite
PARAMETER INSTANCE = Ethernet MAC
PARAMETER HW VER = 4.00.a
PARAMETER C BASEADDR = 0x81000000
PARAMETER C HIGHADDR = 0x8100ffff
BUS INTERFACE SPLB = mb plb
PORT PHY tx clk = fpga 0 Ethernet MAC PHY tx clk pin
PORT PHY rx clk = fpga 0 Ethernet MAC PHY rx clk pin
PORT PHY crs = fpga 0 Ethernet MAC PHY crs pin
PORT PHY dv = fpga 0 Ethernet MAC PHY dv pin
PORT PHY rx data = fpga 0 Ethernet MAC PHY rx data pin
PORT PHY col = fpga 0 Ethernet MAC PHY col pin
PORT PHY rx er = fpga 0 Ethernet MAC PHY rx er pin
PORT PHY rst n = fpga 0 Ethernet MAC PHY rst n pin
PORT PHY tx en = fpga 0 Ethernet MAC PHY tx en pin
PORT PHY tx data = fpga 0 Ethernet MAC PHY tx data pin
PORT PHY MDC = fpga 0 Ethernet MAC PHY MDC pin
PORT PHY MDIO = fpga 0 Ethernet MAC PHY MDIO pin
END
BEGIN xps gpio
PARAMETER INSTANCE = LEDs 8Bits
PARAMETER C ALL INPUTS = 0
PARAMETER C GPIO WIDTH = 8
PARAMETER C INTERRUPT PRESENT = 0
PARAMETER C IS DUAL = 0
PARAMETER HW VER = 2.00.a
PARAMETER C BASEADDR = 0x81420000
PARAMETER C HIGHADDR = 0x8142ffff
BUS INTERFACE SPLB = mb plb
END
BEGIN clock generator
PARAMETER INSTANCE = clock generator 0
PARAMETER C CLKIN FREQ = 100000000
PARAMETER C CLKOUT0 FREQ = 600000000
PARAMETER C CLKOUT0 PHASE = 0
PARAMETER C CLKOUT0 GROUP = PLL0
PARAMETER C CLKOUT0 BUF = FALSE
PARAMETER C CLKOUT1 FREQ = 600000000
PARAMETER C CLKOUT1 PHASE = 180
PARAMETER C CLKOUT1 GROUP = PLL0
PARAMETER C CLKOUT1 BUF = FALSE
PARAMETER C CLKOUT2 FREQ = 25000000
PARAMETER C CLKOUT2 PHASE = 0
PARAMETER C CLKOUT2 GROUP = NONE
PARAMETER C CLKOUT2 BUF = TRUE
PARAMETER C EXT RESET HIGH = 0
PARAMETER HW VER = 4.00.a
PARAMETER C CLKOUT3 FREQ = 100000000
PARAMETER C CLKOUT3 GROUP = PLL0
PARAMETER C CLKOUT3 BUF = TRUE
PARAMETER C CLKOUT3 PHASE = 0
PARAMETER C CLKOUT4 FREQ = 75000000
PARAMETER C CLKOUT4 GROUP = PLL0
PARAMETER C CLKOUT5 FREQ = 50000000
PARAMETER C CLKOUT5 GROUP = PLL0
PARAMETER C CLKOUT5 BUF = FALSE
PARAMETER C CLKOUT6 FREQ = 50000000
PARAMETER C CLKOUT6 PHASE = 180
PARAMETER C CLKOUT6 GROUP = PLL0
PARAMETER C CLKOUT6 BUF = FALSE
PORT CLKIN = dcm clk s
PORT CLKOUT0 = clk 600 0000MHzPLL0 nobuf
PORT CLKOUT1 = clk 600 0000MHz180PLL0 nobuf
PORT CLKOUT2 = clk 50 0000MHzPLL0
PORT RST = sys rst s
PORT LOCKED = Dcm all locked
PORT CLKOUT3 = clk 100 MHzPLL0
PORT CLKOUT4 = clk 75 MHzPLL0
PORT CLKOUT5 = clk 2x nobuf
PORT CLKOUT6 = clk 2x nobuf 180
END
BEGIN mdm
PARAMETER INSTANCE = mdm 0
PARAMETER C MB DBG PORTS = 1
PARAMETER C USE UART = 1
PARAMETER HW VER = 2.00.a
PARAMETER C BASEADDR = 0x84400000
PARAMETER C HIGHADDR = 0x8440ffff
BUS INTERFACE SPLB = mb plb
BUS INTERFACE MBDEBUG 0 = microblaze 0 mdm bus
PORT Debug SYS Rst = Debug SYS Rst
END
BEGIN proc sys reset
PARAMETER INSTANCE = proc sys reset 0
PARAMETER C EXT RESET HIGH = 0
PARAMETER HW VER = 3.00.a
PORT Slowest sync clk = clk 50 0000MHzPLL0
PORT Ext Reset In = sys rst s
PORT MB Debug Sys Rst = Debug SYS Rst
PORT Dcm locked = Dcm all locked
PORT MB Reset = mb reset
PORT Bus Struct Reset = sys bus reset
PORT Peripheral Reset = sys periph reset
END
BEGIN xps intc
PARAMETER INSTANCE = xps intc 0
PARAMETER HW VER = 2.01.a
PARAMETER C BASEADDR = 0x81800000
PARAMETER C HIGHADDR = 0x8180ffff
BUS INTERFACE SPLB = mb plb
PORT Intr = plb vga 0 IP2INTC Irpt & databind plb 0 IP2INTC Irpt & xps timer 0 Interrupt
PORT Irq = microblaze 0 Interrupt
END
BEGIN bram block
PARAMETER INSTANCE = bram block 0
PARAMETER HW VER = 1.00.a
BUS INTERFACE PORTA = xps bram if cntlr 0 PORTA
PORT BRAM Clk B = clk 50 0000MHzPLL0
END
BEGIN xps bram if cntlr
PARAMETER INSTANCE = xps bram if cntlr 0
PARAMETER HW VER = 1.00.b
PARAMETER C SPLB NATIVE DWIDTH = 32
PARAMETER C BASEADDR = 0x83c10000
PARAMETER C HIGHADDR = 0x83c1ffff
BUS INTERFACE SPLB = mb plb
BUS INTERFACE PORTA = xps bram if cntlr 0 PORTA
END
BEGIN xps central dma
PARAMETER INSTANCE = xps central dma 0
PARAMETER HW VER = 2.03.a
PARAMETER C BASEADDR = 0x80220000
PARAMETER C HIGHADDR = 0x8022ffff
PARAMETER C FIFO DEPTH = 32
PARAMETER C RD BURST SIZE = 16
PARAMETER C WR BURST SIZE = 16
BUS INTERFACE MPLB = plb v46 0
BUS INTERFACE SPLB = mb plb
PORT IP2INTC Irpt = xps central dma 0 IP2INTC Irpt
END
BEGIN xps timer
PARAMETER INSTANCE = xps timer 0
PARAMETER HW VER = 1.02.a
PARAMETER C BASEADDR = 0x83c00000
PARAMETER C HIGHADDR = 0x83c0ffff
BUS INTERFACE SPLB = mb plb
PORT Interrupt = xps timer 0 Interrupt
END
BEGIN pll module
PARAMETER INSTANCE = pll module 0
PARAMETER HW VER = 2.00.a
PARAMETER C CLKFBOUT MULT = 10
PARAMETER C CLKIN1 PERIOD = 10.0
PARAMETER C CLKOUT1 DIVIDE = 10
PARAMETER C CLKOUT2 DIVIDE = 5
PARAMETER C DIVCLK DIVIDE = 4
PARAMETER C CLKIN1 BUF = true
PARAMETER C CLKOUT1 BUF = true
PARAMETER C CLKOUT2 BUF = true
PARAMETER C EXT RESET HIGH = 0
PORT CLKFBOUT = pll module 0 CLKFBOUT
PORT CLKFBIN = pll module 0 CLKFBOUT
PORT CLKIN1 = dcm clk s
PORT RST = sys rst s
PORT CLKOUT0 = dvi clk 10x
PORT CLKOUT1 = dvi clk
PORT CLKOUT2 = dvi clk 2x
PORT LOCKED = pll module 0 LOCKED
END
BEGIN plb vga
PARAMETER INSTANCE = plb vga 0
PARAMETER HW VER = 1.00.a
PARAMETER C BASEADDR = 0xc9c00000
PARAMETER C HIGHADDR = 0xc9c0ffff
BUS INTERFACE SPLB = plb v46 1
PORT clk div = dvi clk
PORT pll lckd = pll module 0 LOCKED
PORT clkx2in = dvi clk 2x
PORT clkx10in = dvi clk 10x
PORT rst = clkfwd 0 sys rst inv
PORT TMDS = plb vga 0 TMDS
PORT TMDSB = plb vga 0 TMDSB
PORT IP2INTC Irpt = plb vga 0 IP2INTC Irpt
PORT WFifoemptyLed = plb vga 0 WFifoemptyLed
PORT CamDataTestOut = plb vga 0 CamDataTestOut to chipscope ila 0
PORT DBG FIFO Empty = plb vga 0 DBG FIFO Empty to chipscope ila 0
PORT DBG FIFO Occupancy = plb vga 0 DBG FIFO Occupancy to chipscope ila 0
PORT PLB INTR = plb vga 0 PLB INTR
PORT WF RdRq = plb vga 0 WF RdRq
PORT pcnts = plb vga 0 pcnts
END
BEGIN xps iic
PARAMETER INSTANCE = xps iic 0
PARAMETER HW VER = 2.03.a
PARAMETER C SCL INERTIAL DELAY = 10
PARAMETER C SDA INERTIAL DELAY = 10
PARAMETER C BASEADDR = 0x81600000
PARAMETER C HIGHADDR = 0x8160ffff
BUS INTERFACE SPLB = mb plb
PORT Sda = xps iic 0 Sda
PORT Scl = xps iic 0 Scl
END
BEGIN clkfwd
PARAMETER INSTANCE = clkfwd 0
PARAMETER HW VER = 1.00.a
PORT clkin = clk 50 0000MHzPLL0
PORT pwdn = clkfwd 0 pwdn
PORT mclkex = clkfwd 0 mclkex
PORT vdd = clkfwd 0 vdd
PORT resetin = sys rst s
PORT resetfwd = clkfwd 0 resetfwd
PORT sys rst inv = clkfwd 0 sys rst inv
PORT pclkin = clkfwd 0 pclkin
PORT pclkoutbuf = clkfwd 0 pclkoutbuf
END
BEGIN chipscope icon
PARAMETER INSTANCE = chipscope icon 0
PARAMETER HW VER = 1.04.a
PARAMETER C NUM CONTROL PORTS = 2
PORT control1 = chipscope plbv46 iba 0 icon ctrl
PORT control0 = chipscope ila 0 icon control
END
BEGIN chipscope plbv46 iba
PARAMETER INSTANCE = chipscope plbv46 iba 0
PARAMETER HW VER = 1.03.a
PARAMETER C NUM DATA SAMPLES = 1024
PARAMETER C USE MU 5 RD DBUS = 1
PARAMETER C USE MU 4 WR DBUS = 1
BUS INTERFACE MON PLB = mb plb
PORT chipscope icon control = chipscope plbv46 iba 0 icon ctrl
PORT PLB Clk = clk 50 0000MHzPLL0
END
BEGIN xps gpio
PARAMETER INSTANCE = xps gpio 0
PARAMETER HW VER = 2.00.a
PARAMETER C ALL INPUTS = 1
PARAMETER C BASEADDR = 0x81400000
PARAMETER C HIGHADDR = 0x8140ffff
BUS INTERFACE SPLB = mb plb
PORT GPIO IO I = databind plb 0 CamDatCHK
END
BEGIN plb v46
PARAMETER INSTANCE = plb v46 0
PARAMETER HW VER = 1.05.a
PORT PLB Clk = clk 50 0000MHzPLL0
PORT SYS Rst = sys bus reset
END
BEGIN plb v46
PARAMETER INSTANCE = plb v46 1
PARAMETER HW VER = 1.05.a
PORT PLB Clk = clk 50 0000MHzPLL0
PORT SYS Rst = sys bus reset
END
BEGIN xps central dma
PARAMETER INSTANCE = xps central dma 1
PARAMETER HW VER = 2.03.a
PARAMETER C BASEADDR = 0x80200000
PARAMETER C HIGHADDR = 0x8020ffff
PARAMETER C FIFO DEPTH = 32
PARAMETER C RD BURST SIZE = 16
PARAMETER C WR BURST SIZE = 16
BUS INTERFACE MPLB = plb v46 1
BUS INTERFACE SPLB = mb plb
PORT IP2INTC Irpt = xps central dma 1 IP2INTC Irpt
END
BEGIN plbv46 plbv46 bridge
PARAMETER INSTANCE = plbv46 plbv46 bridge 0
PARAMETER HW VER = 1.03.a
PARAMETER C NUM ADDR RNG = 2
PARAMETER C BRIDGE BASEADDR = 0x86220000
PARAMETER C BRIDGE HIGHADDR = 0x8622ffff
PARAMETER C RNG0 BASEADDR = 0x48000000
PARAMETER C RNG0 HIGHADDR = 0x4fffffff
PARAMETER C RNG1 BASEADDR = 0xce200000
PARAMETER C RNG1 HIGHADDR = 0xce20ffff
BUS INTERFACE MPLB = plb v46 0
BUS INTERFACE SPLB = mb plb
PORT IP2INTC Irpt = plbv46 plbv46 bridge 0 IP2INTC Irpt
END
BEGIN plbv46 plbv46 bridge
PARAMETER INSTANCE = plbv46 plbv46 bridge 1
PARAMETER HW VER = 1.03.a
PARAMETER C NUM ADDR RNG = 2
PARAMETER C BRIDGE BASEADDR = 0x86200000
PARAMETER C BRIDGE HIGHADDR = 0x8620ffff
PARAMETER C RNG0 BASEADDR = 0x98000000
PARAMETER C RNG0 HIGHADDR = 0x9FFFFFFF
PARAMETER C RNG1 BASEADDR = 0xc9c00000
PARAMETER C RNG1 HIGHADDR = 0xc9c0ffff
BUS INTERFACE MPLB = plb v46 1
BUS INTERFACE SPLB = mb plb
PORT IP2INTC Irpt = plbv46 plbv46 bridge 1 IP2INTC Irpt
END
BEGIN databind plb
PARAMETER INSTANCE = databind plb 0
PARAMETER HW VER = 1.00.a
PARAMETER C BASEADDR = 0xce200000
PARAMETER C HIGHADDR = 0xce20ffff
BUS INTERFACE SPLB = plb v46 0
PORT CamData = databind plb 0 CamData
PORT FV = databind plb 0 FV
PORT LV = databind plb 0 LV
PORT fifofull = databind plb 0 fifofull
PORT CamDatCHK = databind plb 0 CamDatCHK
PORT reset = sys rst s
PORT IP2INTC Irpt = databind plb 0 IP2INTC Irpt
PORT CamDatCHKin = databind plb 0 CamDatCHKin to chipscope ila 0
PORT PCount = databind plb 0 PCount to chipscope ila 0
PORT DATBVAC = databind plb 0 DATBVAC
PORT DATBIntr = databind plb 0 DATBIntr
PORT FIFORdRq = databind plb 0 FIFORdRq
PORT clk = clkfwd 0 pclkoutbuf
END
BEGIN chipscope ila
PARAMETER INSTANCE = chipscope ila 0
PARAMETER HW VER = 1.03.a
PARAMETER C TRIG0 UNITS = 1
PARAMETER C NUM DATA SAMPLES = 2048
PARAMETER C TRIG0 TRIGGER IN WIDTH = 8
PARAMETER C TRIG1 UNITS = 1
PARAMETER C TRIG1 TRIGGER IN WIDTH = 32
PARAMETER C TRIG2 UNITS = 1
PARAMETER C TRIG2 TRIGGER IN WIDTH = 3
PARAMETER C TRIG3 UNITS = 1
PARAMETER C TRIG3 TRIGGER IN WIDTH = 1
PARAMETER C TRIG4 UNITS = 1
PARAMETER C TRIG4 TRIGGER IN WIDTH = 1
PARAMETER C TRIG5 UNITS = 1
PARAMETER C TRIG5 TRIGGER IN WIDTH = 1
PARAMETER C TRIG6 UNITS = 1
PARAMETER C TRIG6 TRIGGER IN WIDTH = 32
PARAMETER C TRIG7 UNITS = 1
PARAMETER C TRIG7 TRIGGER IN WIDTH = 1
PARAMETER C TRIG8 UNITS = 1
PARAMETER C TRIG8 TRIGGER IN WIDTH = 12
PARAMETER C TRIG9 UNITS = 1
PARAMETER C TRIG9 TRIGGER IN WIDTH = 12
PARAMETER C TRIG10 UNITS = 1
PARAMETER C TRIG10 TRIGGER IN WIDTH = 1
PARAMETER C TRIG11 UNITS = 1
PARAMETER C TRIG11 TRIGGER IN WIDTH = 1
PARAMETER C TRIG12 UNITS = 1
PARAMETER C TRIG12 TRIGGER IN WIDTH = 2
PORT chipscope ila control = chipscope ila 0 icon control
PORT CLK = clk 50 0000MHzPLL0
PORT TRIG0 = databind plb 0 CamDatCHKin to chipscope ila 0
PORT TRIG1 = databind plb 0 CamDatCHK
PORT TRIG2 = databind plb 0 PCount to chipscope ila 0
PORT TRIG3 = databind plb 0 IP2INTC Irpt
PORT TRIG4 = databind plb 0 fifofull
PORT TRIG5 = plb vga 0 IP2INTC Irpt
PORT TRIG6 = plb vga 0 CamDataTestOut to chipscope ila 0
PORT TRIG7 = plb vga 0 DBG FIFO Empty to chipscope ila 0
PORT TRIG8 = plb vga 0 DBG FIFO Occupancy to chipscope ila 0
PORT TRIG9 = databind plb 0 DATBVAC
PORT TRIG10 = databind plb 0 FIFORdRq
PORT TRIG11 = plb vga 0 WF RdRq
PORT TRIG12 = plb vga 0 pcnts
END
Appendix B
Microprocessor Software Specification (MSS) File
PARAMETER VERSION = 2.2.0
BEGIN OS
PARAMETER OS NAME = xilkernel
PARAMETER OS VER = 5.00.a
PARAMETER PROC INSTANCE = microblaze 0
PARAMETER systmr dev = xps timer 0
PARAMETER stdin = RS232 Uart 1
PARAMETER stdout = RS232 Uart 1
PARAMETER sysintc spec = xps intc 0
PARAMETER static pthread table = ((my main,1))
END
BEGIN PROCESSOR
PARAMETER DRIVER NAME = cpu
PARAMETER DRIVER VER = 1.13.a
PARAMETER HW INSTANCE = microblaze 0
PARAMETER COMPILER = mb-gcc
PARAMETER ARCHIVER = mb-ar
END
BEGIN DRIVER
PARAMETER DRIVER NAME = bram
PARAMETER DRIVER VER = 2.00.a
PARAMETER HW INSTANCE = dlmb cntlr
END
BEGIN DRIVER
PARAMETER DRIVER NAME = bram
PARAMETER DRIVER VER = 2.00.a
PARAMETER HW INSTANCE = ilmb cntlr
END
BEGIN DRIVER
PARAMETER DRIVER NAME = generic
PARAMETER DRIVER VER = 1.00.a
PARAMETER HW INSTANCE = lmb bram
END
BEGIN DRIVER
PARAMETER DRIVER NAME = uartlite
PARAMETER DRIVER VER = 2.00.a
PARAMETER HW INSTANCE = RS232 Uart 1
END
BEGIN DRIVER
PARAMETER DRIVER NAME = mpmc
PARAMETER DRIVER VER = 4.01.a
PARAMETER HW INSTANCE = MCB DDR2
END
BEGIN DRIVER
PARAMETER DRIVER NAME = emaclite
PARAMETER DRIVER VER = 3.01.a
PARAMETER HW INSTANCE = Ethernet MAC
END
BEGIN DRIVER
PARAMETER DRIVER NAME = gpio
PARAMETER DRIVER VER = 3.00.a
PARAMETER HW INSTANCE = LEDs 8Bits
END
BEGIN DRIVER
PARAMETER DRIVER NAME = generic
PARAMETER DRIVER VER = 1.00.a
PARAMETER HW INSTANCE = clock generator 0
END
BEGIN DRIVER
PARAMETER DRIVER NAME = uartlite
PARAMETER DRIVER VER = 2.00.a
PARAMETER HW INSTANCE = mdm 0
END
BEGIN DRIVER
PARAMETER DRIVER NAME = generic
PARAMETER DRIVER VER = 1.00.a
PARAMETER HW INSTANCE = proc sys reset 0
END
BEGIN DRIVER
PARAMETER DRIVER NAME = intc
PARAMETER DRIVER VER = 2.01.a
PARAMETER HW INSTANCE = xps intc 0
END
BEGIN DRIVER
PARAMETER DRIVER NAME = bram
PARAMETER DRIVER VER = 2.00.a
PARAMETER HW INSTANCE = xps bram if cntlr 0
END
BEGIN DRIVER
PARAMETER DRIVER NAME = dmacentral
PARAMETER DRIVER VER = 2.00.a
PARAMETER HW INSTANCE = xps central dma 0
END
BEGIN DRIVER
PARAMETER DRIVER NAME = tmrctr
PARAMETER DRIVER VER = 2.01.a
PARAMETER HW INSTANCE = xps timer 0
END
BEGIN DRIVER
PARAMETER DRIVER NAME = plb vga
PARAMETER DRIVER VER = 1.00.a
PARAMETER HW INSTANCE = plb vga 0
END
BEGIN DRIVER
PARAMETER DRIVER NAME = iic
PARAMETER DRIVER VER = 2.01.a
PARAMETER HW INSTANCE = xps iic 0
END
BEGIN DRIVER
PARAMETER DRIVER NAME = gpio
PARAMETER DRIVER VER = 3.00.a
PARAMETER HW INSTANCE = xps gpio 0
END
BEGIN DRIVER
PARAMETER DRIVER NAME = generic
PARAMETER DRIVER VER = 1.00.a
PARAMETER HW INSTANCE = plb v46 0
END
BEGIN DRIVER
PARAMETER DRIVER NAME = generic
PARAMETER DRIVER VER = 1.00.a
PARAMETER HW INSTANCE = plb v46 1
END
BEGIN DRIVER
PARAMETER DRIVER NAME = dmacentral
PARAMETER DRIVER VER = 2.00.a
PARAMETER HW INSTANCE = xps central dma 1
END
BEGIN DRIVER
PARAMETER DRIVER NAME = generic
PARAMETER DRIVER VER = 1.00.a
PARAMETER HW INSTANCE = plbv46 plbv46 bridge 0
END
BEGIN DRIVER
PARAMETER DRIVER NAME = generic
PARAMETER DRIVER VER = 1.00.a
PARAMETER HW INSTANCE = plbv46 plbv46 bridge 1
END
BEGIN DRIVER
PARAMETER DRIVER NAME = databind plb
PARAMETER DRIVER VER = 1.00.a
PARAMETER HW INSTANCE = databind plb 0
END
Appendix C
User Constraint File (UCF)
Net fpga 0 RS232 Uart 1 RX pin LOC=A16 — IOSTANDARD=LVCMOS33;
Net fpga 0 RS232 Uart 1 TX pin LOC=B16 — IOSTANDARD=LVCMOS33;
Net fpga 0 MCB DDR2 rzq pin IOSTANDARD = SSTL18 II;
Net fpga 0 MCB DDR2 zio pin IOSTANDARD = SSTL18 II;
Net fpga 0 Ethernet MAC PHY tx clk pin LOC=K16 — IOSTANDARD=LVCMOS33;
Net fpga 0 Ethernet MAC PHY rx clk pin LOC=K15 — IOSTANDARD=LVCMOS33;
Net fpga 0 Ethernet MAC PHY crs pin LOC=C18 — IOSTANDARD=LVCMOS33;
Net fpga 0 Ethernet MAC PHY dv pin LOC=F17 — IOSTANDARD=LVCMOS33;
Net fpga 0 Ethernet MAC PHY rx data pin¡3¿ LOC=F15 — IOSTANDARD=LVCMOS33;
Net fpga 0 Ethernet MAC PHY rx data pin¡2¿ LOC=E16 — IOSTANDARD=LVCMOS33;
Net fpga 0 Ethernet MAC PHY rx data pin¡1¿ LOC=H14 — IOSTANDARD=LVCMOS33;
Net fpga 0 Ethernet MAC PHY rx data pin¡0¿ LOC=G16 — IOSTANDARD=LVCMOS33;
Net fpga 0 Ethernet MAC PHY col pin LOC=C17 — IOSTANDARD=LVCMOS33;
Net fpga 0 Ethernet MAC PHY rx er pin LOC=F18 — IOSTANDARD=LVCMOS33;
Net fpga 0 Ethernet MAC PHY rst n pin LOC=G13 — TIG — IOSTANDARD=LVCMOS33;
Net fpga 0 Ethernet MAC PHY tx en pin LOC=H15 — IOSTANDARD=LVCMOS33;
Net fpga 0 Ethernet MAC PHY tx data pin¡3¿ LOC=K13 — IOSTANDARD=LVCMOS33;
Net fpga 0 Ethernet MAC PHY tx data pin¡2¿ LOC=K14 — IOSTANDARD=LVCMOS33;
Net fpga 0 Ethernet MAC PHY tx data pin¡1¿ LOC=H13 — IOSTANDARD=LVCMOS33;
Net fpga 0 Ethernet MAC PHY tx data pin¡0¿ LOC=H16 — IOSTANDARD=LVCMOS33;
Net fpga 0 Ethernet MAC PHY MDC pin LOC=F16 — IOSTANDARD=LVCMOS33;
Net fpga 0 Ethernet MAC PHY MDIO pin LOC=N17 — IOSTANDARD=LVCMOS33;
Net fpga 0 Ethernet MAC MDINT pin LOC=L16 — IOSTANDARD=LVCMOS33;
Net fpga 0 clk 1 sys clk pin TNM NET = sys clk pin;
TIMESPEC TS sys clk pin = PERIOD sys clk pin 100000 kHz HIGH 50 %;
Net fpga 0 clk 1 sys clk pin LOC=L15 — IOSTANDARD=LVCMOS33;
PIN ”clock generator 0/clock generator 0/PLL0 CLKOUT2 BUFG INST.O”
CLOCK DEDICATED ROUTE = FALSE;
Net fpga 0 rst 1 sys rst pin TIG;
Net fpga 0 rst 1 sys rst pin LOC=T15 — IOSTANDARD=LVCMOS33;
NET databind plb 0 fifofull pin LOC = M14 — IOSTANDARD = LVCMOS33 ;
NET plb vga 0 WFifoemptyLed pin LOC = U18 — IOSTANDARD = LVCMOS33 ;
NET databind plb 0 DATBIntr pin¡0¿ LOC = M13 — IOSTANDARD = LVCMOS33 ;
NET plb vga 0 PLB INTR pin¡0¿ LOC = N14 — IOSTANDARD = LVCMOS33 ;
NET databind plb 0 IP2INTC Irpt pin LOC = P16 — IOSTANDARD = LVCMOS33
;
NET plb vga 0 IP2INTC Irpt pin LOC = L14 — IOSTANDARD = LVCMOS33 ;
NET plb vga 0 TMDS pin¡0¿ LOC = D8 — IOSTANDARD = TMDS 33 ;
NET plb vga 0 TMDSB pin¡0¿ LOC = C8 — IOSTANDARD = TMDS 33 ;
NET plb vga 0 TMDS pin¡1¿ LOC = C7 — IOSTANDARD = TMDS 33 ;
NET plb vga 0 TMDSB pin¡1¿ LOC = A7 — IOSTANDARD = TMDS 33 ;
NET plb vga 0 TMDS pin¡2¿ LOC = B8 — IOSTANDARD = TMDS 33 ;
NET plb vga 0 TMDSB pin¡2¿ LOC = A8 — IOSTANDARD = TMDS 33 ;
NET plb vga 0 TMDS pin¡3¿ LOC = B6 — IOSTANDARD = TMDS 33 ;
NET plb vga 0 TMDSB pin¡3¿ LOC = A6 — IOSTANDARD = TMDS 33 ;
NET xps iic 0 Scl LOC = V12 — IOSTANDARD = I2C; # Bank = 2, Pin name =
*IO L19N, Sch name = EXP-IO6 N
NET xps iic 0 Sda LOC = P11 — IOSTANDARD = I2C; # Bank = 2, Pin name =
*IO L20N, Sch name = EXP-IO7 N
NET databind plb 0 CamData pin¡7¿ LOC = M10 — IOSTANDARD = LVCMOS33
— IN TERM = UNTUNED SPLIT 50;
NET databind plb 0 CamData pin¡6¿ LOC = U11 — IOSTANDARD = LVCMOS33 —
IN TERM = UNTUNED SPLIT 50;
NET databind plb 0 CamData pin¡5¿ LOC = V15 — IOSTANDARD = LVCMOS33 —
IN TERM = UNTUNED SPLIT 50;
NET databind plb 0 CamData pin¡4¿ LOC = U16 — IOSTANDARD = LVCMOS33 —
IN TERM = UNTUNED SPLIT 50;
NET databind plb 0 CamData pin¡3¿ LOC = U15 — IOSTANDARD = LVCMOS33 —
IN TERM = UNTUNED SPLIT 50;
NET databind plb 0 CamData pin¡2¿ LOC = U13 — IOSTANDARD = LVCMOS33 —
IN TERM = UNTUNED SPLIT 50;
NET databind plb 0 CamData pin¡1¿ LOC = M11 — IOSTANDARD = LVCMOS33
— IN TERM = UNTUNED SPLIT 50;
NET databind plb 0 CamData pin¡0¿ LOC = R11 — IOSTANDARD = LVCMOS33 —
IN TERM = UNTUNED SPLIT 50;
NET databind plb 0 FV pin LOC = T12 — IOSTANDARD = LVCMOS33 — IN TERM
= UNTUNED SPLIT 50;
NET databind plb 0 LV pin LOC = N10 — IOSTANDARD = LVCMOS33 — IN TERM
= UNTUNED SPLIT 50;
NET clkfwd 0 pclkin pin LOC = R10 — IOSTANDARD = LVCMOS33 — IN TERM
= UNTUNED SPLIT 50;
NET clkfwd 0 pwdn pin LOC = T11 — IOSTANDARD = LVCMOS33; # PWDN 0
NET clkfwd 0 mclkex pin LOC = N11 — IOSTANDARD = LVCMOS33; # MCLK 100
MHz
NET clkfwd 0 vdd pin LOC = V16 — IOSTANDARD = LVCMOS33; # VDD = 1
NET clkfwd 0 resetfwd pin LOC = V13 — IOSTANDARD = LVCMOS33;
CONFIG VCCAUX=3.3; # Valid values are 2.5 and 3.3
CONFIG MCB PERFORMANCE= EXTENDED;
NET fpga 0 MCB DDR2 mcbx dram clk pin LOC = G3 — IOSTANDARD = DIFF SSTL18 II;
# Bank = 3, Pin name = IO L46P M3CLK, Sch name = DDR-CK P
NET fpga 0 MCB DDR2 mcbx dram clk n pin LOC = G1 — IOSTANDARD = DIFF SSTL18 II;
# Bank = 3, Pin name = IO L46N M3CLKN, Sch name = DDR-CK N
NET fpga 0 MCB DDR2 mcbx dram cke pin LOC = H7 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L53P M3CKE, Sch name = DDR-CKE
NET fpga 0 MCB DDR2 mcbx dram ras n pin LOC = L5 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L43P GCLK23 M3RASN, Sch name = DDR-RAS
NET fpga 0 MCB DDR2 mcbx dram cas n pin LOC = K5 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L43N GCLK22 IRDY2 M3CASN, Sch name = DDR-CAS
NET fpga 0 MCB DDR2 mcbx dram we n pin LOC = E3 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L50P M3WE, Sch name = DDR-WE
NET fpga 0 MCB DDR2 rzq pin LOC = L6; # Bank = 3, Pin name = IO L31P, Sch
name = RZQ
NET fpga 0 MCB DDR2 zio pin LOC = C2; # Bank = 3, Pin name = IO L83P, Sch
name = ZIO
NET fpga 0 MCB DDR2 mcbx dram ba pin¡0¿ LOC = F2 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L48P M3BA0, Sch name = DDR-BA0
NET fpga 0 MCB DDR2 mcbx dram ba pin¡1¿ LOC = F1 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L48N M3BA1, Sch name = DDR-BA1
NET fpga 0 MCB DDR2 mcbx dram ba pin¡2¿ LOC = E1 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L50N M3BA2, Sch name = DDR-BA2
NET fpga 0 MCB DDR2 mcbx dram addr pin¡0¿ LOC = J7 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L47P M3A0, Sch name = DDR-A0
NET fpga 0 MCB DDR2 mcbx dram addr pin¡1¿ LOC = J6 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L47N M3A1, Sch name = DDR-A1
NET fpga 0 MCB DDR2 mcbx dram addr pin¡2¿ LOC = H5 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L49N M3A2, Sch name = DDR-A2
NET fpga 0 MCB DDR2 mcbx dram addr pin¡3¿ LOC = L7 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L45P M3A3, Sch name = DDR-A3
NET fpga 0 MCB DDR2 mcbx dram addr pin¡4¿ LOC = F3 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L51N M3A4, Sch name = DDR-A4
NET fpga 0 MCB DDR2 mcbx dram addr pin¡5¿ LOC = H4 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L44P GCLK21 M3A5, Sch name = DDR-A5
NET fpga 0 MCB DDR2 mcbx dram addr pin¡6¿ LOC = H3 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L44N GCLK20 M3A6, Sch name = DDR-A6
NET fpga 0 MCB DDR2 mcbx dram addr pin¡7¿ LOC = H6 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L49P M3A7, Sch name = DDR-A7
NET fpga 0 MCB DDR2 mcbx dram addr pin¡8¿ LOC = D2 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L52P M3A8, Sch name = DDR-A8
NET fpga 0 MCB DDR2 mcbx dram addr pin¡9¿ LOC = D1 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L52N M3A9, Sch name = DDR-A9
NET fpga 0 MCB DDR2 mcbx dram addr pin¡10¿ LOC = F4 — IOSTANDARD =
SSTL18 II; # Bank = 3, Pin name = IO L51P M3A10, Sch name = DDR-A10
NET fpga 0 MCB DDR2 mcbx dram addr pin¡11¿ LOC = D3 — IOSTANDARD =
SSTL18 II; # Bank = 3, Pin name = IO L54N M3A11, Sch name = DDR-A11
NET fpga 0 MCB DDR2 mcbx dram addr pin¡12¿ LOC = G6 — IOSTANDARD =
SSTL18 II; # Bank = 3, Pin name = IO L53N M3A12, Sch name = DDR-A12
NET fpga 0 MCB DDR2 mcbx dram dq pin¡0¿ LOC = L2 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L37P M3DQ0, Sch name = DDR-DQ0
NET fpga 0 MCB DDR2 mcbx dram dq pin¡1¿ LOC = L1 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L37N M3DQ1, Sch name = DDR-DQ1
NET fpga 0 MCB DDR2 mcbx dram dq pin¡2¿ LOC = K2 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L38P M3DQ2, Sch name = DDR-DQ2
NET fpga 0 MCB DDR2 mcbx dram dq pin¡3¿ LOC = K1 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L38N M3DQ3, Sch name = DDR-DQ3
NET fpga 0 MCB DDR2 mcbx dram dq pin¡4¿ LOC = H2 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L41P GCLK27 M3DQ4, Sch name = DDR-DQ4
NET fpga 0 MCB DDR2 mcbx dram dq pin¡5¿ LOC = H1 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L41N GCLK26 M3DQ5, Sch name = DDR-DQ5
NET fpga 0 MCB DDR2 mcbx dram dq pin¡6¿ LOC = J3 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L40P M3DQ6, Sch name = DDR-DQ6
NET fpga 0 MCB DDR2 mcbx dram dq pin¡7¿ LOC = J1 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L40N M3DQ7, Sch name = DDR-DQ7
NET fpga 0 MCB DDR2 mcbx dram dq pin¡8¿ LOC = M3 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L36P M3DQ8, Sch name = DDR-DQ8
NET fpga 0 MCB DDR2 mcbx dram dq pin¡9¿ LOC = M1 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L36N M3DQ9, Sch name = DDR-DQ9
NET fpga 0 MCB DDR2 mcbx dram dq pin¡10¿ LOC = N2 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L35P M3DQ10, Sch name = DDR-DQ10
NET fpga 0 MCB DDR2 mcbx dram dq pin¡11¿ LOC = N1 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L35N M3DQ11, Sch name = DDR-DQ11
NET fpga 0 MCB DDR2 mcbx dram dq pin¡12¿ LOC = T2 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L33P M3DQ12, Sch name = DDR-DQ12
NET fpga 0 MCB DDR2 mcbx dram dq pin¡13¿ LOC = T1 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L33N M3DQ13, Sch name = DDR-DQ13
NET fpga 0 MCB DDR2 mcbx dram dq pin¡14¿ LOC = U2 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L32P M3DQ14, Sch name = DDR-DQ14
NET fpga 0 MCB DDR2 mcbx dram dq pin¡15¿ LOC = U1 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L32N M3DQ15, Sch name = DDR-DQ15
NET fpga 0 MCB DDR2 mcbx dram udqs pin LOC = P2 — IOSTANDARD = DIFF SSTL18 II;
# Bank = 3, Pin name = IO L34P M3UDQS, Sch name = DDR-UDQS P
NET fpga 0 MCB DDR2 mcbx dram udqs n pin LOC = P1 — IOSTANDARD = DIFF SSTL18 II;
# Bank = 3, Pin name = IO L34N M3UDQSN, Sch name = DDR-UDQS N
NET fpga 0 MCB DDR2 mcbx dram dqs pin LOC = L4 — IOSTANDARD = DIFF SSTL18 II;
# Bank = 3, Pin name = IO L39P M3LDQS, Sch name = DDR-LDQS P
NET fpga 0 MCB DDR2 mcbx dram dqs n pin LOC = L3 — IOSTANDARD = DIFF SSTL18 II;
# Bank = 3, Pin name = IO L39N M3LDQSN, Sch name = DDR-LDQS N
NET fpga 0 MCB DDR2 mcbx dram ldm pin LOC = K3 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L42N GCLK24 M3LDM, Sch name = DDR-LDM
NET fpga 0 MCB DDR2 mcbx dram udm pin LOC = K4 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L42P GCLK25 TRDY2 M3UDM, Sch name = DDR-UDM
NET fpga 0 MCB DDR2 mcbx dram odt pin LOC = K6 — IOSTANDARD = SSTL18 II;
# Bank = 3, Pin name = IO L45N M3ODT, Sch name = DDR-ODT
